

Sample &

🖥 Buy



LM556

SNAS549A-MARCH 2000-REVISED OCTOBER 2015

LM556 Dual Timer

Technical

Documents

1 Features

- Direct Replacement for SE556/NE556
- Timing From Microseconds Through Hours
- Operates in Both Astable and Monostable Modes
- Replaces Two 555 Timers
- Adjustable Duty Cycle
- Output Can Source or Sink 200 mA
- Output and Supply TTL-Compatible
- Temperature Stability Better Than 0.005% per °C
- Normally On and Normally Off Output

2 Applications

- Precision Timing
- Pulse Generation

published by

- Sequential Timing
- Time Delay Generation
- Pulse Width Modulation
- Pulse Position Modulation
- Linear Ramp Generator

3 Description

Tools &

Software

The LM556 dual-timing circuit is a highly-stable controller capable of producing accurate time delays or oscillation. The LM556 device is a dual-timing version of the LM555 device. Timing is provided by an external resistor and capacitor for each timing function. The two timers operate independently of each other, sharing only V_{CC} and ground. The circuits may be triggered and reset on falling waveforms. The output structures may sink or source 200 mA.

Support &


Community

20

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
INFEC	SOIC (14)	3.91 mm × 8.65 mm
LM556	PDIP (14)	6.35 mm × 19.177 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

published by WWW.SKYTECH.

Page Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Deleted the V_{CC} = 5 V and I_{SINK} = 8 mA test condition row for the Output voltage drop parameter in the Electrical

Table of Contents

1	Features 1	7.4 Device Functional Modes
2	Applications 1	8 Application and Implementation 10
3	Description1	8.1 Application Information 10
4	Revision History 2	8.2 Typical Application 10
5	Pin Configuration and Functions	9 Power Supply Recommendations 12
6	Specifications	10 Layout 12
Ũ	6.1 Absolute Maximum Ratings 4	10.1 Layout Guidelines 12
	6.2 ESD Ratings	10.2 Layout Example 12
	6.3 Recommended Operating Conditions	11 Device and Documentation Support 13
	6.4 Thermal Information	11.1 Documentation Support
	6.5 Electrical Characteristics	11.2 Community Resources
	6.6 Typical Characteristics	11.3 Trademarks
7	Detailed Description	11.4 Electrostatic Discharge Caution
-	7.1 Overview	11.5 Glossary 13
	7.2 Functional Block Diagram	12 Mechanical, Packaging, and Orderable
	7.3 Feature Description	Information 13

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (March 2000) to Revision A

C	7							1		
	E	L	E	С	T	R	0	Ν	l	С

Product Folder Links: LM556



5 Pin Configuration and Functions

	D or NFF Package 14-Pin SOIC or PDIP Top View											
			DISCHARGE 1 VCC									
			THRESHOLD II DISCHARGE									
			CTRL VOLTAGE THRESHOLD									
	RESET 4 DI CTRL VOLTAGE											
			OUTPUT 5 10 RESET									
			TRIGGER OUTPUT									
			GND 8 TRIGGER									
			Pin Functions									
F	PIN	1/0	DESCRIPTION									
NAME	NO.											
CONTROL VOLTAGE (Timer 0)	3	1	Controls the threshold and trigger levels. It determines the pulse width of the output waveform. An external voltage applied to this pin can also be used to modulate the output waveform.									
CONTROL VOLTAGE (Timer 1)	11		Controls the threshold and trigger levels. It determines the pulse width of the output waveform. An external voltage applied to this pin can also be used to modulate the output waveform.									
DISCHARGE (Timer 0)	1	I	Open collector output which discharges a capacitor between intervals (in phase with output). It toggles the output from high to low when voltage reaches 2/3 of supply voltage.									
DISCHARGE (Timer 1)	13	I	Open collector output which discharges a capacitor between intervals (in phase with output). It toggles the output from high to low when voltage reaches 2/3 of supply voltage.									
GND	7	0	Ground reference voltage									
OUTPUT (Timer 0)	5	0	Output driven waveform									
OUTPUT (Timer 1)	9	0	Output driven waveform									
RESET (Timer 0)	4	I	Negative pulse applied to this pin to disable or reset the timer. When not used for reset purposes, it should be connected to Vcc to avoid false triggering.									
RESET (Timer 1)	10	I	Negative pulse applied to this pin to disable or reset the timer. When not used for reset purposes, it should be connected to Vcc to avoid false triggering.									
THRESHOLD (Timer 0)	2	1	Compares the voltage applied to the terminal with a reference voltage of 2/3 V _{CC} . The amplitude of voltage applied to this terminal is responsible for the set state of the flip-flop.									
TRIGGER (Timer 0)	6	1	Responsible for transition of the flip-flop from set to reset. The output of the timer depends on the amplitude of the external trigger pulse applied to this pin.									
THRESHOLD (Timer 1)	12	I	Compares the voltage applied to the terminal with a reference voltage of 2/3 V_{CC} . The amplitude of voltage applied to this terminal is responsible for the set state of the flip-flop.									
TRIGGER (Timer 1)	8		Responsible for transition of the flip-flop from set to reset. The output of the timer depends on the amplitude of the external trigger pulse applied to this pin.									
VCC	14	I.	Supply voltage with respect to GND									

Product Folder Links: LM556

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾⁽²⁾

		MIN	MAX	UNIT		
Supply voltage			18	V		
Dower disaination (3)	LM556CM		410	~\\/		
Power dissipation ⁽³⁾	LM556CN		1620	mW		
Operating temperature, LM556C		0	70 °C			
	PDIP package soldering (10 seconds)		260			
Soldering information	SOIC package vapor phase (60 seconds)		215	°C		
	SOIC package infrared (15 seconds)		220			
Storage temperature, T _{stg}		-65	150	°C		

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

(3) For operating at elevated temperatures the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 77°C/W (Plastic Dip), and 110°C/W (SO-14 Narrow).

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	4.5	16	V
T _A	Operating temperature	0	70	°C

6.4 Thermal Information

		LN	LM556			
	THERMAL METRIC ⁽¹⁾	D (SOIC)	NFF (PDIP)			
		14 PINS	14 PINS			
R_{\thetaJA}	Junction-to-ambient thermal resistance	85.3	48.0	°C/W		
R _{0JC(top)}	Junction-to-case (top) thermal resistance	45.8	34.9	°C/W		
$R_{ heta JB}$	Junction-to-board thermal resistance	39.6	27.9	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	E 11.7 D	19.3	°C/W		
Ψјв	Junction-to-board characterization parameter	E 39.4	27.8	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	—	_	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Product Folder Links: LM556



6.5 Electrical Characteristics

 $T_A = 25^{\circ}C$, $V_{CC} = 5 V$ to 15 V, unless otherwise specified

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT		
Supply voltage						16	V		
Ownersky owners of ($V_{CC} = 5 V, R_L = ¥$	$V_{CC} = 5 V, R_L = ¥$			6	~^^		
Supply current (each timer section)		$V_{CC} = 15 \text{ V}, \text{ R}_{L} = \text{¥} (\text{low})$	state) ⁽¹⁾		10	14	mA		
	Initial accuracy				0.75%				
Timing error,	Drift with temperature	R₄ = 1 k to 100 kΩ,			50		ppm/°C		
monostable	Accuracy over temperature	$R_A = 1 k to 100 kΩ,$ C = 0.1 μF ⁽²⁾			1.5%				
	Drift with supply				0.1		0/ 0/		
	Initial accuracy				2.25%		%/V		
Timing error,	Drift with temperature	R_A , $R_B = 1$ k to 100 kΩ,			150				
astable	Accuracy over temperature	$C = 0.1 \ \mu F^{(2)}$			3%		ppm/°C		
	Drift with supply				0.30		%/V		
Trianantal		V _{CC} = 15 V		4.5	5	5.5	V		
Trigger voltage		$V_{CC} = 5 V$		1.25	1.67	2	v		
Trigger current					0.2	1	μA		
Reset voltage				0.4	0.5	1	V		
Reset current				0.1	0.6	mA			
Threshold current		V _{TH} = V-control ⁽³⁾			0.03	0.1	μA		
		V _{TH} = 11.2 V				250	nA		
Control voltage level and threshold voltage		V _{CC} = 15 V	9	10	11	v			
Control voltage in	ever and threshold voltage	$V_{CC} = 5 V$	2.6	3.33	4	v			
Pin 1, 13 leakage	e output high				1	100	nA		
Pin 1, 13 sat out	put low ⁽⁴⁾	$V_{CC} = 15 \text{ V}, \text{ I} = 15 \text{ mA}$			180	300	mV		
FILL I, 13 Sat Out	putiow	V_{CC} = 4.5 V, I = 4.5 mA			80	200	IIIV		
			I _{SINK} = 10 mA		0.1	0.25			
		V _{CC} = 15 V	I _{SINK} = 50 mA		0.4	0.75			
Output voltage d	rop (low)	V _{CC} = 15 V	I _{SINK} = 100 mA		2	2.75	V		
			I _{SINK} = 200 mA		2.5				
		$V_{CC} = 5 \text{ V}, I_{SINK} = 5 \text{ mA}$			0.25	0.35			
		I_{SOURCE} = 200 mA, V_{CC} =	= 15 V		12.5				
Output voltage drop (high)		I_{SOURCE} = 100 mA, V_{CC} =	= 15 V	12.75	13.3		V		
		$V_{CC} = 5 V$	2.75	3.3					
Rise time of output					100		ns		
Fall time of output	ut				100		ns		
Matakina	Initial timing accuracy				0.1%	2%	ppm/°C		
Matching characteristics	Timing drift with temperature	See (5)			±10		Phin C		
	Drift with supply voltage				0.2	0.5	%/V		

(1) Supply current when output high typically 1 mA less at $V_{CC} = 5$ V. (2) Tested at $V_{CC} = 5$ V and $V_{CC} = 15$ V.

(3)

This will determine the maximum value of $R_A + R_B$ for 15-V operation. The maximum total ($R_A + R_B$) is 20 M Ω . No protection against excessive pin 1, 13 current is necessary providing the package dissipation rating will not be exceeded. (4)


Product Folder Links: LM556

IR)

Matching characteristics refer to the difference between performance characteristics of each timer section. (5)




6.6 Typical Characteristics




Copyright © 2000–2015, Texas Instruments Incorporated



Typical Characteristics (continued)





Product Folder Links: LM556

R)

EC

Copyright © 2000-2015, Texas Instruments Incorporated


published by W

7 Detailed Description

7.1 Overview

The LM556 dual-timing circuit is a highly stable device for generating accurate time delays or oscillations. The two timers operate independently from one another, only sharing V_{CC} and ground. For each individual timer, additional terminals are provided for triggering or resetting. In the monostable mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable mode operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms and the output circuit can source or sink up to 200 mA.

7.2 Functional Block Diagram



7.3.1 Operating Characteristics

The LM556 is specified for operation from 4.5 V to 16 V. Many of the specifications apply from 0°C to 70°C. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented *Electrical Characteristics* section and in and *Typical Characteristics*.

7.3.2 Timing from Microseconds Through Hours

The LM556 has the ability to have timing parameters from the microseconds range to hours. The time delay of the system can be determined by the time constant of the R and C values used for either the monostable or astable configuration. A nomograph is available for easy determination of R and C values for various time delays.

7.4 Device Functional Modes

The LM556 can operate in both astable and monostable mode depending on the application requirements.

7.4.1 Monostable Mode

The LM556 timer acts as a one-shot pulse generator. The pulse begins when the LM556 timer receives a signal at the trigger input that falls below 1/3 of the voltage supply. The width of the output pulse is determined by the time constant of an RC network. The output pulse ends when the voltage on the capacitor equals 2/3 of the supply voltage. The output pulse width can be extended or shortened depending on the application by adjusting the R and C values. More details are given in the LM555 datasheet (SNAS548).

Product Folder Links: LM556


published by WWW.SKYTEC



www.ti.com




Device Functional Modes (continued)



7.4.2 Astable (Free-Running) Mode

The LM556 timer can operate as an oscillator and puts out a continuous stream of rectangular pulses having a specified frequency. The frequency of the pulse stream depends on the values of RA, RB, and C. Again, more details are given in the LM555 datasheet (SNAS548).





8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The LM556 timer can be used in various configurations. A typical application for the LM556 timer in astable mode is to drive an audio device (such as a beeper) to provide a pulsed sound. This simple application can be modified to fit any application requirement.

8.2 Typical Application



8.2.1 Design Requirements

The main design requirements for this application require setting one of the timers (Timer A in this case) to the same resonant frequency as the piezo transducer which can be set by choosing R_{1A} , R_{2A} , and C_A with Equation 1:

$$f_{o} = \frac{1.44}{((R_{1A} + 2R_{2A})C)}$$
(1)

The other design choice is to decide how often and long to produce the bleeping sound. This can be set by choosing R_{1B} and R_{2B} of Timer B (acts as the reset button for Timer A) with Equation 2:

$$D = \frac{R_{2B}}{R_{1B} + R_{2B}}$$
(2)

Other useful design equations like Equation 3 and Equation 4 are given below where t_h represents the time it takes to charge the capacitor of each individual timer and t_l represents the time it takes to discharge the capacitor.



(4)

Typical Application (continued)

$t_h = 0.693(R_1 + R_2)C$	
where	
• t_h represents the time it takes to charge the capacitor of each individual timer $t_l = 0.693R_2C$	(3)
$t_1 = 0.693R_2C$	

where

٠

t_i represents the time it takes to discharge the capacitor.

8.2.2 Detailed Design Procedure

Given that the resonant frequency of the piezo transducer is about 3 kHz, by choosing R_1 , C and using Equation 1, R_2 can be determined to be 23.5 k Ω .

In order to have the sound be audible for half the period, the duty cycle for the triggering timer should be 50%. However, this is difficult to achieve because the recommended minimum value for R_1 is 1 k Ω . Therefore, a duty cycle of 49% was chosen for this application. By choosing R_1 to be 1 k Ω and using Equation 2, R_2 is found to be 24.5 k Ω .

8.2.3 Application Curve




Figure 14. Capacitor Voltage and Output Waveforms in Astable Mode





9 Power Supply Recommendations

The LM556 requires a voltage supply within 4.5 V to 16 V. Adequate power supply bypassing is necessary to protect associated circuitry. The minimum recommended capacitor value is 0.1 μ F in parallel with a 1- μ F electrolytic capacitor. Place the bypass capacitors as close as possible to the LM556 and minimize the trace length

CAUTION


Supply voltages larger than 18 V can permanently damage the device; see the *Absolute Maximum Ratings* table.


10 Layout

10.1 Layout Guidelines

Standard PCB rules apply to routing the LM556. The parallel combination of a $0.1-\mu$ F capacitor and a $1-\mu$ F electrolytic capacitor should be as close as possible to the LM556. The capacitor used for the time delay should also be placed as close as possible to the discharge pin. A ground plane on the bottom layer can be used to provide better noise immunity and signal integrity.

10.2 Layout Example





12 Submit Documentation Feedback

Copyright © 2000-2015, Texas Instruments Incorporated



11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation, see the following: *LM555 Timer*, SNAS548

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



Copyright © 2000–2015, Texas Instruments Incorporated



27-Sep-2017

PACKAGING INFORMATION

Orderable Device	Status (1)	Pack	age Typ	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM556 MWC	LIFEBUY	WAF	ERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85		
LM556CM/NOPB	LIFEBUY	05	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM556CM	
LM556CMX/NOPB	LIFEBUY	5	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM556CM	
LM556CN/NOPB	LIFEBUY	F	PDIP	NFF	14	25	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LM556CN	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

published by WWW.SKYTECH.IR

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

Addendum-Page 1



PACKAGE OPTION ADDENDUM

27-Sep-2017

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE MATERIALS INFORMATION

www.ti.com

TEXAS INSTRUMENTS






Pack Materials-Page 1

TEXAS INSTRUMENTS

PACKAGE MATERIALS INFORMATION

28-Oct-2015




SKELECTRONIC

Pack Materials-Page 2

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- B. This drawing is subject to change without notice.
- 🖄 Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



MECHANICAL DATA

NFF0014A



TEXAS INSTRUMENTS www.ti.com

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated